

FIG. 1 (prior art) BEST AVAILABLE COPY






FIG. 2



Debugging Example

200 ↗

FIG. 3

FIG. 4 User Interface Example






FIG. 5

Debugging Example

FIG. 6






FIG. 7




FIG. 8

FIG. 9

Timing Report Table

700



704

hmc skew Compilation Report		Source to Output Delays					
Compilation Report		Source Name	Pin Location	Pin Name	Enable	Status	Delay (ns)
<ul style="list-style-type: none"> Legal Notice Flow Summary Flow Settings Flow Elapsed Time Flow Log Analysis & Synthesis Filter Assembler Timing Analyzer Timing Analyzer Settings Timing Analyzer Summary Clock Settings Summary Clock Setup: 'clk' tsu tco tpd Source to Output Delays th Minimum tco Minimum tpd Timing Analyzer INI Usage Timing Analyzer Messages 	1	reg2	Pin_H35	sp2	On	Routed	8.786 ns
	2	reg1	Pin_U26	sp1	On	Routed	8.747 ns
	3	pin_o0	Pin_P27	sp_test	On	Routed	5.808 ns
	4	reg0	Pin_F35	sp0	On	Routed	Registered
	5	reg3	Pin_H34	sp3	On	Routed	Registered
	6	reg4	Pin_U27	sp4	On	Routed	Registered
	7	reg5	Pin_T27	sp5	On	Routed	Registered
	8	reg6	Pin_G35	sp6	On	Routed	Registered
	9	reg7	Pin_G34	sp7	On	Routed	Registered

750

708

712

730

732

734

736

738

739

716

762

764




FIG. 10




FIG. 11




FIG. ~~12A~~ ~~12B~~ 12A




FIG. ~~12A~~ ~~12B~~ 12B